Design under verification(DUV) is reconfigurable array processor which has 32 ALUs in a unit. It also has RISC microcontrollers which control the configurability, and innumerable combinations of them both is required. Verification environment is well constructed based on VMM using constrained random verification and coverage based verification. We also improve the efficiency by constructing the grid environments to reduce the verification time.