The system has dozens of masters (multi-CPUs) and slaves, while several bus protocols are connected to memory controller through system bus. The two of the vital points in the process of verification of such component are bus arbitration and covering communications of each master/slave. To increase verification efficiency, we fully utilize constrained random verification and functional coverage. Also using in-house bus VIP for more rigorous performance verification enables reducing time required for verification.