Design under verification(DUV) is interconnect in SoC to which over 20 IPs including multiple CPUs are connected. Verification environment generates bus traffic close to actual application environment to verify several blocks including bridges, arbiters and memory controller.